



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/879,335	06/11/2001	Vishnu K. Agarwal	MI22-1568	4063

21567 7590 04/01/2002

WELLS ST. JOHN P.S.
601 W. FIRST
SUITE 1300
SPOKANE, WA 99201-3828

EXAMINER

HUYNH, YENNHU B

ART UNIT PAPER NUMBER

2813

+ 7

DATE MAILED: 04/01/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

Claims 51-57 have been cancelled by Amendment filed on 1/11/02.

Specification

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: Capacitor Forming Methods.

Claim Objections

Claim 43 objected to because of the following informalities: line 10, the limitation --the dielectric layer-- should be changed to read as --the high K capacitor dielectric layer--. Appropriate correction is required.

Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Huang (U.S. 5,783,462) in view of Gonzalez (U.S. 6,300,188B1).

Huang at figs. 1-5 in related art col. 1-6 disclose a stacked capacitor DRAM cell, which including the steps of forming an insulation layer 14 over a substrate including an electronic device comprise transistor 16; a barrier layer over the substrate; an opening at least into the insulation layer 14 (fig. 3-5); a capacitor dielectric 25 layer at least within the opening; a congruent opening through the barrier layer; where in the opening is formed completely through the insulation layer; forming a lower capacitor electrode 24A/24B before forming the dielectric layer. Huang also disclose an second insulation 28 layer over the barrier layer; an opening 66 into the second insulation layer; a capacitor dielectric layer 25 over the barrier layer.

However, Huang do not disclose a barrier layer to threshold voltage inducing material into the electronic device and a high K capacitor dielectric.

Gonzalez in related art col. 1-10 disclose a barrier layer 41 for restricting the conductivity enhancing impurity into contact region 28 & 29 through migration , reaches to the electronic device comprising transistor 18 to degrade the sub threshold voltage of the access transistor. (col. 6, lines 38-43); and a high capacitor dielectric constant 46 (col. 7, lines 7,8).

It would have been obvious to one having skill in the art at the time the invention was made to combine the teachings from Gonzalez 's process in forming a barrier layer retarding movement of the voltage inducing material into the electronic device comprising transistor to degrade the sub threshold voltage of the access transistor, and a high K capacitor dielectric, into Huang 's process. This modification would complete a method of forming capacitor as the claimed invention.

Claims 36-50 are rejected under 35 U.S.C. 103(a) as being unpatentable over Prall et al. (5,866,453) in view of Gonzalez (U.S. 6,300,188B1).

Prall et al. in figs. 1-18 in related art col. 1-10 disclose an aligning capacitor structure, which include the steps of forming an insulation layer 36 over a substrate 12 including an electronic device 22; an opening 38 into the insulation layer, the opening having a sidewall 34 (fig. 2); a capacitor electrode 40 at least within the opening and over the sidewall (fig. 3,4); a silicon nitride barrier layer 43 over the structure formed (col. 6, lines 26-28); a capacitor dielectric 44 over the structure previously formed (col. 6, line 53-54).

However, Prall et al. do not disclose a barrier layer to threshold voltage inducing material into the electronic device.

Gonzalez in related art col. 1-10 disclose a barrier layer 41 for restricting the conductivity enhancing impurity into contact region 28 & 29 through migration, reaches to the electronic device comprising transistor 18 to degrade the sub threshold voltage of the access transistor. (col. 6, lines 38-43); and a high capacitor dielectric constant 46 (col. 7, lines 7,8).

It would have been obvious to one having skill in the art at the time the invention was made to combine the teachings from Gonzalez's process in forming a barrier layer retarding movement of the voltage inducing material into the electronic device comprising transistor to degrade the sub threshold voltage of the access transistor, ,

Art Unit: 2813

into Prall et al. 's process. This modification would complete a method of forming capacitor as the claimed invention.

Cited Prior Art

Thakur et al. (U.S. 6,251,720 B1) in related art disclose a high dielectric constant capacitive dielectric film. The process include a Ta₂O₅ capacitor dielectric layer; a barrier layer of silicon nitride formed over the capacitor electrode and under the dielectric; an electronic device in the substrate; a N₂O ambient for inducing material; an annealing the dielectric comprises with oxide. However, Thakur do not disclose a barrier layer to threshold voltage into the electronic device.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yennhu B. Huynh whose telephone number is 703-308-6110. The examiner can normally be reached on M-F 8.30AM-7.00PM.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

YNBH,

3/20/02

K. Christian
Keith Christiansen
Primary Examiner
Technology Center 2800